Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Xilinx MIG2.0 DDR2 memory controller

Status
Not open for further replies.

adamsogood

Member level 1
Joined
Jun 15, 2006
Messages
33
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,538
xilinx ddr2 calibration

Hi,


I am using Xilinx Virtex5 to build a DDR2 SODIMM memory controller. It is working well at 200MHz while having calibration problems at 300MHz. after carefully debugging and simulation, I think that Xilinx calibration algorithm didn't work well for big skews (about 900 ps between DQS and its associated DQs) at 300MHz.

Anyone has know about Xilinx DDR2 calibration algorithm, please advise. Thank you.
 

xilinx calibration ddr2 temperature

so, U can make a similar delay for the DQ, the inverter and ask them constrain for no optimization to synthesizer. perhaps this will help
 

ddr2 memory controller 200mhz xilinx

have you used the ucf pinout given by the mig or changed it ?
 

ddr2 calibration xilinx

the delay on DQ/DQS should be configured dynamically on-the-flight to offset the variations on voltage, process, and temperature.

I did modify the ucf file generated by mig2.0 to fit into my hardware board. i believe that the modifications are correct and working well at 200mhz.

right now, i suspect that the calibration algorithm in stage1 can't deal with when DQS is right on the edge of DQ (rare case but could happen in real life).
 

mig2 0

I will use the SODIMM DDR2 667. That's great to hear from you about the problem. Are you managed to fix the problem?


Thanks.
 

+ucf +dqs +offset

Hi,

My problem finally got solved. Right now, my DDR2 memory controller is working at 300MHz and passed some rigorous memory tests. there are two ranks in my DDR2 SODIMM and one of them is unused. The issue turns out to be that I forgot to drive the rank select signal high for the unused rank. This gonna result in the bus contention between two memory ranks. cry:

Another interesting thing is that my Virtex5 is graded speed -1. Xilinx spec said that maximum frequency is 266 mHz. I am lucky :D:
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top