Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is the difference between triggering done by edge and level of a signal?

Status
Not open for further replies.

graciousparul

Full Member level 2
Joined
Jan 19, 2008
Messages
128
Helped
6
Reputation
12
Reaction score
0
Trophy points
1,296
Activity points
2,053
Hi,
what exactly is the difference between triggering done by edge and level of a signal.?


Thanks In Advance
 

Re: FLIP FLOP

The difference is that while triggering on edge, you get one short pulse as trigger, while using level triggered the duration of that pulse is as long as the level is 'high' (or 'low', depending on what you are triggering).
 

Re: FLIP FLOP

Latch is an asynchronous sequential device that watches all of its inputs continuously and changes its outputs’ state at any time, if a special signal (commonly noted as E, i.e. enable) is asserted.
Flip-flop is a synchronous sequential device that normally samples its inputs and changes its outputs only at times determined by the active edge of a clocking signal C (clock).[/i]
 

FLIP FLOP

HI, can you describe what is a D- flip flop? How it works?
 

Re: FLIP FLOP

Read here:

http://en.wikipedia.org/wiki/Flip-flop_(electronics)
**broken link removed**
**broken link removed**
 

Re: FLIP FLOP

D-trigger has only one data input D (Delay). The logic level of this input transfers to the output only after clock signal. In fact, the D-trigger is the basic memory cell. It is known as D-trigger because of the fact, that its output receives the input value on the next clock cycle, i.e. after some delay (one clock cycle).
The next figure shows a gated D-trigger. Such structure is used in the major part of parallel registers, as the monolithic IC ‘373.
74_1204473780.jpg

If a dynamic SR-trigger is used, a dynamic D-trigger can be realized. This is shown in the next figure, and this structure is used in monolithic IC ’74.
2_1204473960.jpg

The dotted lines show additional inputs for asynchronous reset and set signals.
 

FLIP FLOP

level trigger is done.. uh .. well.. as long as the signal maintains the voltage level it's supposed to trigger

Edge triggering happens not on a level but on transition between levels, or specifically either or on both of falling and/or rising edge of the signal.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top