Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Edge triggered flip flop design

Status
Not open for further replies.
J

Jing

Junior Member level 1
Joined
Jan 27, 2004
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
171
I want to design edge triggered flip flops, such as a D flip flop. I found that there are two main topologies about edge triggered flip flop designs. One is master-slave flip flop. The other is to use a clock pulse train to clock the level triggered flip flops. Obviously, the second choice is much simple and easy to design. However, I found most of text books normally discuss the master-slave flip flops. This makes feel that the clock pulse train topology is not recommended, easy to fail. So what are the advantages and drawbacks of each topology? which one is more safe, i mean it is difficult to fail? which topology is widely used? Thanks a lot!!!!!
 

Hi!,

Master- Slave JK Flip Flop is designed to avoid the Race condition (ie, toggling of outputs while both the inputs are high) in JK Flip Flops..
 

to avoid race condition edgetriggering in flipflops is used otherwise u can short the clock duration so that race condition is avoided
 

I have worked on edge triggered master slave FFs. It has tri state inverters which help in avoiding the 0-0 clock overlap and the transmission gates which provide good isolation between the input and output. I am not sure about the other design.

-Aravind
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top