Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to set up the DC field of MOS in RFIC?

Status
Not open for further replies.
S

shilong_xu

Member level 1
Joined
May 9, 2006
Messages
41
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,562
hellow, everyone
How to set up the DC field(liner and saturation) of MOS device during RFIC design? such as in LNA， PLL， PA，whether have some principles to follow?

thanks!
 

shilong_xu said:
hellow, everyone
How to set up the DC field(liner and saturation) of MOS device during RFIC design? such as in LNA， PLL， PA，whether have some principles to follow?

thanks!
Click to expand...

Usually, the MOS will be biased on saturation region.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top