Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Power clamp use for ESD. How can it become an oscillator ?

Status
Not open for further replies.

surianova

Advanced Member level 1
Joined
Sep 1, 2004
Messages
411
Helped
30
Reputation
60
Reaction score
8
Trophy points
1,298
Location
ASIA
Activity points
3,266
power clamp

hi all!

the attachment is the power clamp use for ESD. The RC constant is 1 us. The inductor is assume 1n for package model. The power suppy is ramp up from 0 to 3.3v in 1 us. But suprising the circuit oscillate as show in the attachment. My question is how this circuit can become an oscillator? And if i increase the RC constant to about 3 us, then the ocsillation disappear. How this thing happend?
 

Re: power clamp

You may want to put small nmos-half-latch at the pin in from second-stage of inverter (from left).
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top