Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Please help me: about SOC test

Status
Not open for further replies.
I

I_test

Junior Member level 1
Joined
Sep 10, 2003
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
109
I am assigned to design a small SOC chip. There are cpu, memory and some digital/anolog modules are used in it. About test, the desire is:
(1) The least test pins are used.
(2) The least test time.
(3) The smallest area of test circuit.

Please help me to find a good solution. Thanks.
 

I_test said:
I am assigned to design a small SOC chip. There are cpu, memory and some digital/anolog modules are used in it. About test, the desire is:
(1) The least test pins are used.
(2) The least test time.
(3) The smallest area of test circuit.

Please help me to find a good solution. Thanks.
Click to expand...

------------------------------------------------------------------------------------

Hi,

From your question it is not easy for me to help you, can you please specify is it ASIC or FPGA design, and what is the functionality of your design and more details.


To achieve your (2) and (3) goals you can implement faster system clock and small-size technology(0.18u-0.13u).

Regards,
 

BIST for Memory test.

Scan for other modules.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top