Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to modeling the kT/C noise with VerilogA

Status
Not open for further replies.

fatcat1205

Newbie level 6
Joined
Sep 14, 2007
Messages
12
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,283
Activity points
1,387
Hi, everybody.

I am simulating a delta-sigma ADC with Verilog-A model. I try to add the kT/C noise into the transient analysis. Does anybody know how to set up a kT/C noise verilogA model, which support the transient analysis.

Thanks very much.
 

Hi, everybody. I have found a method to generate the white noise in Verilog-A. If I let the power density of that white noise equals to KT/C, It may be somehow to represent the KT/C noise, is that alright?

When given 1p F capacitor, the mean square root of noise with such code is 6.079e-5V. That's quite close to the theoretical value 6.43e-5V
 
  • Like
Reactions: elle88

    elle88

    Points: 2
    Helpful Answer Positive Rating
resently, i recieved some letters to ask me how to determin the numbers of generated samples. Actualy, i determined the numbers by setting the simulation steps. for example, if i set the transient analysis time as 1ms, and simulation step as 1us, the 1ms/1us = 1000 samples will be generated. This is because that, during every simulation step, the simulator visits the noise module, and make it generate a random number. So the number of samples is determined by the simulation steps.

I hope this will be useful.

P.S a large number is needed to make the noise sample follows the distribtion.
 

This (what you are doing) has one major drawback:

You are using the funciton $rdist_normal to generate "certain" amount of noise energy. BUT its distribution across frequency (i.e. its frequency shape) is dependent on the simulation steps. It can have very high frequency components, or not.

So what is the problem?

The problem is if we filter that KT/C, you don't know what you get at the output.

Regards,
Hamid
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top