Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Another disadvantage - Cannot take advantage of 'useful skew'.
Useful skew - Clock skew between adjacent filpflops effectively increases the clock period for the same clock frequency, so path delay negative slack is reduced. (slack = effecrive clock period - path delay - setup time).
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
