Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Encoding Low power technique

Status
Not open for further replies.
master_picengineer

master_picengineer

Banned
Joined
Sep 3, 2007
Messages
848
Helped
66
Reputation
132
Reaction score
16
Trophy points
1,298
Activity points
0
Hi members,

Who know Data Encoding techniques for lowering power consumed when sending data (in interconnects and Wireless) ?
Any reply is welcommed.

Thanks in advance.
 

Hi!
For interconnect:
Search for codes with min. transition between 0 and 1.
Clock IC with half data rate and double inside IC
or work with both rise and fall edges (for example CoolRunner have
dual-edge FF`s)

Regards,
Victor
 
Black Jack said:
For interconnect:
Search for codes with min. transition between 0 and 1.

or work with both rise and fall edges (for example CoolRunner have
dual-edge FF`s)
Click to expand...

Hi Victor,
Thanks for your reply.
Yes in fact I'm searching for encoding/decoding techniques to reduce data swiching activities, the firts solution you mensionned. Have you an idea ?

"Clock IC with half data rate and double inside IC":
I didn't get this can you eloborate this. What do you mean.

Dual edge sensitive devices are a good solution for HS and I do not see how wil them reduce power while sending data.

I'm Waiting for your replies.
Thanks again.
 

Thanks avimit,
Please could you explain what is hamming distance and how to compute it ?
Thanks in advance.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top