Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[FPGA] Clk Multiplexing

Status
Not open for further replies.
N

nicoxp31

Newbie level 6
Joined
Oct 3, 2007
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
France
Activity points
1,440
fpgaclk

Hi,

I just wanted to know if they were any danger about multiplexed clock in a FPGA design:

for instance:
assign clk_o = tx_sel ? tx_clk_i : rx_clk_i;

Can this generate instability then?

Thanks,
Regards,
Jerome
 

clk multiplexing

Hi,

There will not be smooth transition b/w clocks.
Synthesis tool will not do the STA properly because of the gated clock. The best way to do this is implement the logic as shown.



Regards,
Kanags
 

i will suggest use the pll at the o/p of mux...
 

Sorry but i do not understand how your schematic can improve the clock multiplexing since we are still using logic behind !
 

you can use bufgmux to implement the clock mux function if you use Xilinx' FPGA
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top