Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Lattice FPGA clocking??????

Status
Not open for further replies.
D

dipti

Newbie level 6
Joined
Sep 29, 2007
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,342
can we clock EC1 family device with pin which is not having dual functionality as PLL, which may be simple IO pin??????????[/quote]
 

hiii dipti,
wel i m facin same problem with lattice...
i think u can not use those pins which is not having PLL as dual function
 

    D

    dipti

    Points: 2
    Helpful Answer Positive Rating
hi anuja.......
well i think u are right...but one of my friend had used it in the same manner for her proj......
Thanks.....
 

hiiii dipti
can u send me the schematic of the same??????
thanks n regards
Anuja
 

hi anuja....
ya sure...
may be on ada....
i am sure u will definitely tell me from it...
thnks...have a nice day!!!!!!!
 

what is the clock frequency. I tried till 100MHZ and its working fine. But am using Lattice XP in my design

Added after 53 seconds:

yes
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top