Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

question about reference buffer with decoupling cap

Status
Not open for further replies.

lotoy

Member level 1
Joined
Jun 2, 2005
Messages
32
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,513
Dear all,
I have some problem on high speed buffer design, in which a big cap is used to get a low impedance at high frequency. what bother me is that there is a drift in transient simulation from DC value of reference output. I try to minimize the output impedance of opamp to reduce the drift,but there is still some difference between dynamic reference value and DC one.
pls help me out and give me suggestion!

thx in advance!
 

i think this is related to the buffer design i think it may contain systematic offset.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top