Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to make a divide 60 counter ?

Status
Not open for further replies.
divide by counter

thanx for givibg the answer...i wann to know also hoe the 2/3 frequency can we get of he input clock through counter.
 

Re: divide 60 counter

can u explain little bit more how by ring counter,....and another question----to get 2/3 of clock frequency...
 

Re: divide 60 counter

2/3 ..
Multiply by 2 (X-OR gates) and divide by 3 (J-K, for example) ..

Regards,
IanP
 

divide 60 counter

hey draw waveforms. it will be easy to understand
 

Re: divide 60 counter

yaa i tried but not able to get the waveforms ....i got confused......canu please help me in the waveform....i got mod 3 waveform but how XOR helds in multiply that i don`t came to know....
 

Re: divide 60 counter

Can someone draw the waveform or a schematic view to get more idea..
Didnt understand the implemenattion of 2/3 clcok frequency?
 

Re: divide 60 counter

IanP said:
2/3 ..
Multiply by 2 (X-OR gates) and divide by 3 (J-K, for example) ..

Regards,
IanP
It's very hard to implement good multiply by 2 in sub-micro process.
 

2/3 clk frequency

i wann the actual wave form ,how this circuit give 2/3 clock frquency...
**broken link removed**
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top