Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
for example, you have a clock mux , one input is normal clock , another is test clock, the two clocks work in diff period. the slow test clock may have a hold violation , the normal clock may have a setup violation. you can use set_case_analysis to analysis the timing of the design.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
