Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Using Code Coverage in Modelsim 6.2c

Status
Not open for further replies.
A

adsenthil

Newbie level 5
Joined
Feb 6, 2007
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,328
Hai all,

I using modelsim 6.2c windows version, im trying to use Code coverage for my design but im not able to check.can any one give tips or procedure to do this.
If have any document send to my email id adsenthil@rediffmail.com

Thanks
 

Re: Code Coverage

tell me wot are you doing? are you compiling with "-cover bcestx" option?
i.e while u use vcom/vlog command you should use
vcom -cover bcestx (for vhdl)
vlog -cover bcextx (for verilog).
This will help you to collect coverage stats, while you do vsim

Then you should use
vsim -coverage <lib_name>.<tb>
like
vsim -coverage mywork.dma
hope it helps,
Kr,
Avi
http://www.vlsiip.com
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top