Ipanema
Member level 1
Guys,
May I know what is the minimum achievable input offset voltage for comparator in 0.18um CMOS process? I can only achieve +/-6mV with a PMOS input differential pair simulated over process & mismatch in Monte Carlo analysis.
Does the second stage of comparator play a role in the offset voltage performance?
Thanks.
May I know what is the minimum achievable input offset voltage for comparator in 0.18um CMOS process? I can only achieve +/-6mV with a PMOS input differential pair simulated over process & mismatch in Monte Carlo analysis.
Does the second stage of comparator play a role in the offset voltage performance?
Thanks.