Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
In SoC which use OCP as main on-chip bus:
- for block-level verification, you need OCP reusable verification component (eVC if you use Specman – you could buy it from Vericity or IP suppliers, or BFM in Verilog, VHDL or Vera) to build consistent verification environment for all sub-modules
- for top-level verification, if it is black-box it is not important which on-chip bus you use, if it is grey/white box, you need some OCP protocol checkers
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
