tinytseng
Newbie level 6
I will do a ddr sdram controller design,but i dnt know how to capture the data at both pos and neg edge of system clock(because it is not recommanded to use both pos and neg clk in verilog)
could anybody who has this experience help me?
could anybody who has this experience help me?