Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Offset cancellation for Comparator

Status
Not open for further replies.

raghu_eee

Newbie level 4
Joined
Jul 10, 2007
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,321
comparators offset cancellation techniques

Can any1 suggest me a good offset cancellation technique for a comparator(with a 3 stage preamplifier followed by a latch).

I am currently using Input Offset storage technique (IOS), but the offset cap value become very big as it has to be much greater than input diff parasitic cap value. Hence I observe an error because of capacitive division. This error is also input dependent.

Thanks in advance for your help.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top