Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Library characterization script

Status
Not open for further replies.

sam536

Full Member level 5
Joined
Jul 4, 2007
Messages
244
Helped
50
Reputation
102
Reaction score
36
Trophy points
1,308
Location
Tokyo
Activity points
3,028
Library characterization

Does any one are working on Library characterization methods?. On what stage the library characterization are implemented in digital design flow and what are effects of load and slew wrto this?.

It will be great help, if any can send the links or papers regarding this,...

Regards,
Sam
 

Re: Library characterization

library characterization is generally separated from typical ASIC design flow..The standard cell library generation itself requires well-defined flow..
Typically it contains development,characterization,view generation and view validation...
 

Re: Library characterization

Load and slew do play a vital role in library characterization. designer must make sure that they select proper load and slew points so that the timing table is not extrapolated for most of the cases by synthesis and P&R tools
 

Re: Library characterization

may i know what library characterization is? what is it for?
 

Re: Library characterization

sowmya005 said:
may i know what library characterization is? what is it for?

For standard cell based ASIC we design a number of basic primitives (like NAND,NOR, Inverter,Mux,etc). The layout and schematic design part of this is called Library Development.. For timing and power analysis you should have all the information regarding a particular cell (e.g, for given input slew and output load how much delay it should have and power also)..This part of the Library design procedure is called characterization, in which you calculate delay and power for each library primitive for given input slew and output capacitance range....
 

Re: Library characterization

THANK U
 

Library characterization

The library group is usually separate from the ASIC design group in most companies.
 

Re: Library characterization

The library characterization use the spice like simulator to extract the information of timing. include rising time , delay falling time , etc
 

Re: Library characterization

library characterization is part of circuit/custom design not part of logic design
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top