Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
You just said it: in case you have a tapless cell design (taps connect ground/vdd to substrate/well), you can use properly space tap cells to connect the substrate/well to a distribution grid on which you will apply back bias voltages. Back biasing can reduce leakage a fair amount under high temp. conditions in processes >=65nm.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
