Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

system verilog doubt-1

Status
Not open for further replies.

vinodkumar

Full Member level 5
Joined
Oct 5, 2006
Messages
251
Helped
12
Reputation
24
Reaction score
3
Trophy points
1,298
Location
hyderabad
Activity points
2,822
hi
what are the simulators which support system verilog.
iam using ncvlog in IUS,i found some constructs like class,clocking block etc are not supported.'
will modelsim and ISE support sysvlog.if so will it do for all constructs.

bye.
 

vcs can be used !!!!!!!
 

vinodkumar said:
hi
what are the simulators which support system verilog.
iam using ncvlog in IUS,i found some constructs like class,clocking block etc are not supported.'
will modelsim and ISE support sysvlog.if so will it do for all constructs.

bye.

NC does support class etc. in later releases, see: www.cdnusers.org

Ajeetha, CVC
www.noveldv.com
 

cadence IUS has support for almost all the constructs.
check ur licence
 

Hi iam using IUS 5.8 .i have gone thu the docs and this what i observed.
 

Nothing supports SV better than Questa. I am using the latest 6.3 version which supports the AVM 3....:idea:
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top