Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DFT shift clock and capture clock?

Status
Not open for further replies.

feel_on_on

Full Member level 5
Joined
Apr 29, 2005
Messages
283
Helped
6
Reputation
12
Reaction score
4
Trophy points
1,298
Activity points
3,208
shift and capture in dft

In the scan pattern test:

1. scan shift clock is the same clock as caputure clock ? ,and was provided by ATE clock?

2. anyone have done a At-speed test with DFT compiler or anything else
 

capture clock

For normal 'stuck-at' scan patterns, the shift clock is normally provided by the same source (the ATE). Using some fancy tricks, you can, for at-speed scan, enable the internal clocks to do the capture. This is usually done only if the ATE cannot provide a fast enough clock for at-speed capture, and this must be specifically designed in the clock generation circuitry.

But the ATPG tool, must understand, in any case, how to control those clocks in a deterministic way, or else it can't generate patterns.

Other than the clock-gating design mentioned above, at-speed scan is normally dealt with at ATPG time, especially with regards to mult-cycle paths, false paths and clock domain crossings. These obviously can't be tested at-speed, and are usually masked out.

John
DFT Digest
 

dft scan shift capture

hi,
I think it should do at-speed teste in tetramax, dftc only provide a stil protocol file and we have to modify it to adjust to at-speed test.
 

shift clock capture clock

u can use TK do all of them. easy to use.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top