Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[help] relationship between at-speed test and test clock

Status
Not open for further replies.

wjccentury

Junior Member level 2
Joined
Sep 12, 2005
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,484
Following is my understanding, I hope somebody can help me for understanding.

There are two kinds of atpg test: low speed test and at-speed test.

When at-speed test, I found we didn't need to change the frequence of test clocks.
The difference between low speed and at-speed is in its SPF file.

In SPF file of at-speed test, it has launch, capture and launch_capture procedures. And their waveform tables are different from default waveform table.

My question is :
How can we realize at-speed test ? Just control the test signals : test clock and test reset and test enable ? When at-speed test, the frequence of test clock can be changed ?

Thanks for your help !!!!!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top