Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Mentor's Precision C synthesis datasheet.

Thread starter ljkong
Start date Jul 3, 2003

Status: Not open for further replies.

Jul 3, 2003

#1

L

ljkong

Full Member level 2

mentor precision datasheet

it is said it is very good for dsp application.

Jul 3, 2003

#2

J

Jayson

Full Member level 4

mentor precision c

Is this a program that's already out or will it be released soon?

- Jayson

Jul 3, 2003

#3

L

ljkong

Full Member level 2

it will be released.
in july , there will be a training in USA.

Status: Not open for further replies.

Similar threads

K
explanation of how to translate C code into verilog
- Started by keikaku
- Mar 5, 2024
- Replies: 10
PLD, SPLD, GAL, CPLD, FPGA Design
Why when I want to use reg array and Initialize them, FPGA synthesis and bitstream takes too long?
- Started by stackprogramer
- Jul 31, 2022
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
I
Post-Synthesis simulation problem
- Started by ireon
- Nov 4, 2021
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
I
Post-Synthesis simulation Errors
- Started by ireon
- Oct 13, 2021
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
Verilog on-line course - question related to behavioral model description and synthesis.
- Started by FlyingDutch
- Jan 30, 2022
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top