Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Question on process fabrication

Status
Not open for further replies.

Anachip

Member level 2
Joined
May 28, 2005
Messages
42
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,752
Hi People,

I would like to know why SiGE process is expensive compared to CMOS process? In what way they are different which make the price of fabrication to differentiate between them. Thanks.

Anachip.
 

Hi,
Silicon germanium (SiGe) is one of those proliferating materials. Compared with silicon, SiGe offers greater carrier mobility, an important property for achieving high device-switching speeds and low power consumption. Recent successes in incorporating SiGe into conventional CMOS production have resulted in its increased use in advanced processes.
Along with its benefits, however, SiGe presents many measurement challenges. Film thickness, germanium concentration, defects, lattice strain and surface roughness-parameters not typically monitored in production for Si-must be controlled for SiGe. Some of these measurements must be made on ultrathin multilayer stacks, which exacerbates the challenges. And all of the measurements should be done in a nondestructive manner, at high throughput and on production wafers, to minimize costs-a critical consideration for manufacturing on 300-mm wafers.

SALAM
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top