Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Designing a Pulse Deinterleaving Circuit

Status
Not open for further replies.
A

Aircraft Maniac

Member level 5
Joined
May 18, 2002
Messages
80
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
656
Hi everyone,

I need help in designing a circuit for pulse deinterleaving in Verilog HDL for a Xilinx Spartan 2E fpga......if anyone has worked on this before plz reply...


Aircraft Maniac
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top