Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Spartan-3 I/O pins during configuration

Status
Not open for further replies.

javad

Member level 3
Joined
Aug 18, 2004
Messages
57
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Activity points
495
io pins of spartan3

Hi,
How can I prevent FPGA I/O pins from going High(Active) during configuration process?
Thanks.
 

io pins of spartan3

The pin HSWAP_EN is responsible for float/pull-up near all pins during configuration.

bis
 

#on UCF write (assumed if you have a pin named out1)

NET "out1" LOC = "L13" | IOSTANDARD = LVTTL | PULLDOWN

#LOC = pin location
#IOSTANDARD = standard operation
#LVTTL = for 3.3v operation
#PULLDOWN = for connecting a pull down resistor
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top