Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to calculate the depth of a FIFO?

Status
Not open for further replies.

Shanthanayaki

Newbie level 4
Joined
Jun 26, 2006
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,339
Hi,

Can anyone tell me how to calculate the depth of a FIFO. Usually the read cycle should be faster than the write cycle, to avoid overflow. Is the delay calculated on this basis. In many websites, they say depth can be 1,2, 16. But no where a clear explanation exists.

Thanks,
Shantha
 

Re: DEPTH of FIFO

It all depends upon what the use of the FIFO is for. In T1/E1 systems it has to be large enough to absorb the jitter.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top