Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Memory address decorde system.

Status
Not open for further replies.
L

lanlon

Newbie level 5
Joined
Apr 18, 2006
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,343
Hi guys.

I have a basic question need your help.

This time I have to design the address decorde system, A<15:0>
But I am not sure which items need to be concerned, and which is need to be check basically ? please comment in ,and I will be appreciated any information yours.



thanks
 

hello friend,
your idea is very nice .for decoding you can use baisc logic gate such as NAND or a 3X8 decoder

try it
ALL THE BEST
 

Ya .

thanks for your message.

I have finished the decorde system logic portion.
but from the timing simulation. I am a freshman and I need your comment is what should be check from this design.

greatly appreciated your help.

and I using the logic nand to construct this system .but I am so interested about the 3X8 mux you mention. could you teach me more.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top