Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is difference between static logic and dynamic logic?

Status
Not open for further replies.

libralram

Newbie level 5
Joined
May 17, 2006
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,339
difference

what is difference between static logic and dynamic logic?
if someone has material on that topic plz help me
 

Re: difference

hi libralram,
Dynamic logic is one which gives the output with clock as an initiative for a combinational circuit. for example take flip flop which operates on clock.

Static logic is one which does not requre a clock. the output will be there as soon as the inputs are probed (without considering the probagation delay of the gate).

with regards
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top