Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi libralram,
Dynamic logic is one which gives the output with clock as an initiative for a combinational circuit. for example take flip flop which operates on clock.
Static logic is one which does not requre a clock. the output will be there as soon as the inputs are probed (without considering the probagation delay of the gate).
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.