Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am not sure on whether clock, tristate_oe, reset and jtag signals should be inserted a boundary scan cell when do DFT? could any one give me any idea?
thx
i am not sure i understand your question correctly.
i think, normally, scan is for register data, replace the normal flip-flop with scaned flip-flop. other signal is not necessory.
for example, when oe signal is error, it will cause sequenced register value error. so we can detect the chip is bad
Re: what signals don't need DFT bsc ? clock? reset? tristate
gauz said:
I am not sure on whether clock, tristate_oe, reset and jtag signals should be inserted a boundary scan cell when do DFT? could any one give me any idea?
thx
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
