Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
All flip-flops have a truth table, where Q means the current state, this state changes upon a rising or falling edge of the clock depending on the values of its inputs (J,K or S,R, or just D).
Check the link to see how the JK flip flop works. When J= 0 and K=1, the flip flops preserves its state, it seems to me the the document you have is wrong.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
