Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

question: jitter free inverter, short inverter chains

Status
Not open for further replies.
0

020170

Full Member level 4
Joined
Jan 31, 2005
Messages
231
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,298
Activity points
2,221
inverter jitter

when I read some materials, I had question.

To have jitter free clock generator, some paper tells me that

" short inverter chains between clock source and destination"

but I don'w know what it is different to connect directly Vclock.

What does it mean?

is there anyone who explain me in detail?

thanks
 

Hi ,
If your clock source (Vclk) is a square wave clock input then you can put 2/4 nos. of inverter in chain to distribute the clock to different destination while serving the purpose of driving. The feature is that when inverters are in chain config. they pursue very less jitter.

If your Vclk is a sinusoid, in the first inverter you place a hyst. inveter (schmitt trigger). It will give you required clock.....


sankudey
 
Could you attach some material dealt with what you mention it?

I don't understand what you mean.

anyway, thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top