Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Checking the VCO Design and Test method

Status
Not open for further replies.
E

eng_islam

Member level 3
Joined
Dec 6, 2005
Messages
56
Helped
7
Reputation
14
Reaction score
3
Trophy points
1,288
Location
EGYPT
Activity points
1,851
VCO Design and Test

i m working on CMOS VCO using .18 µ and i want to check the method of the design and testing on cadence "is there any initial condition have to be used "
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top