Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to avoid glitch in a logic that selects CLK or CLK_invert?

Status
Not open for further replies.

abhishek_elec

Junior Member level 1
Joined
Sep 9, 2005
Messages
15
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Location
India
Activity points
1,454
I have a logic which selects CLK or CLK_invert based on a select signal.

If select = 1 then, o/p => CLK
else o/p => CLK_invert

When the clock switches from one to the other, what is the way to avoid the glitch.
 

glitch removal

Hi abhishek_elec,

Please detail the information of relationship between two input clocks.
 

Re: glitch removal

relationship of clocks is:

CLK_invert = not (CLK);


There are no other clocks available.
 

glitch removal

only if curent clock is slow and the next clcok is low , you can swtich.
 

Re: glitch removal

jjww110,
this is not possible in this scenario. At any instant of time, both clocks are in opposite states to each other.
This kind of situation is very common in designs where u have to select either CLK or its invert based on some signal.
My question is , how do u switch such that there is no glitch ??
 

Re: glitch removal

What is the relation of the select signal and the clock?
 

glitch removal

hi,abhishek_elec
sorry,i have not noticed the relation between two clocks,under this situation, i think this is not a good design and may change design to avoid it ,what's your comment?
 

Re: glitch removal

jjww110,
I can't change the design. This type of clock selection does exist in many designs, this is not uncommon.
 

glitch removal

hi,abhishek_elec
you can mix posedge ff with negedge ff in your design, instead of swtich clock.
 

Re: glitch removal

jjww110,
the requirement is to switch the clock at the run time. It;s not a static selection of clock. So while designing u can't determine which flops will clock at neg-egde and which at pos-edge.
 

Re: glitch removal

it would be helpful if you tell something more about your project
 

Re: glitch removal

Dear Sir,

I even discussed this topic. You can find it by searching "clock mux" this kind of key words. In this topic, you can also watch the related circuit for your reference.

Best Regards.
 

glitch removal

i think your problem is focus on synchoronous.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top