Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

question on comparator

Status
Not open for further replies.

xz781122

Member level 1
Joined
Nov 19, 2004
Messages
37
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
284
i am reading the book 'CMOS analog circuit design'written by Allen.on the page 457 table8.22.why all the CMOS is in saturation when comparator's parameters are calculated.In my opinion the CMOS in second stage must be in triode rigion.
 

the second stage should be saturation. You cannot get full swing or rail to rail
in second stage. You need a buffer or double inverter to get a full swing

Suria
 

pay attention to you input voltage, what is the value of vcm?
make the |vcm|>0 and try
 

I think a comparator is a special OP-AMP,the linear rigion is very small, the output's middle point often made all MOS operate in suturate rigion, so you can use this characteris to calculate the comparing threshold voltage.
 

it can be used to modify the input and output impedence.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top