Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Low Dropout Voltage Regulator (LDO) design

Status
Not open for further replies.
LDO is a feedback system, and it uses negative feedback to set the output.
It can happen, that by the parasitics of the transistors this negative feedback turns to positive, and the whole circuit will oscillate. Without compensation and with more stages you increase the risk that it will happen.
I don't think most of the LDOs use 3 stages, when regularly 2 enough, and in most of the 3 stage LDOs the 3rd stage is not a common source amplifier, usually it is a source follower, because it doesn't add low frequency pole to the system, or the 3rd stage is not in the feedback loop, just a current mirror output for a load.
Your design at least have got 3 poles, and 2 are close to each other. The open-loop gain also very high in this circuit if all transistors are in saturation. These means the phase margin is small, and because of the 3rd pole probably this system's phase margin is negative, and it is unstable.
 
  • Like
Reactions: J.Yuan and d123

    d123

    Points: 2
    Helpful Answer Positive Rating

    J.Yuan

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top