Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Synopsys IC Compiler II (ICC2) messes up LEF when doing a rotate or flip

Status
Not open for further replies.

majd229

Member level 2
Joined
Jul 21, 2017
Messages
44
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
392
Hi,

Im using ICC2 to mirror LEF around y axis, using the following:

create_workspace tempWork -technology xxxx
read_lef myLef.lef
check_workspace
open_block myLef
move_objects [win_select_objects -within "-1000 -1000 1000 1000"] -rotate_by FLIPX -group (or can be done via GUI by highlighting the entire design and Edit, Rotate)

But i get a warning saying 1 object is outside of design boundary

and the resultant design is messed up. I can see that structures have been mirrored, but once u look at the details you see that for example some pins were shifted a little bit up or down, and some are overlapping now, when the original LEF objects were orderly and structured.

Anybody has any idea?

Thanks so muhc
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top