Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Chimney area in the placement_utilization report

Status
Not open for further replies.

r1caw ex ua6bqg

Member level 2
Joined
Jun 27, 2017
Messages
44
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
403
Hi all!

Please, tell me, what in "chimney area" in the placement_utilization report from ICC Synopsys? (see report below, bold font)
Thank you!

Std cell utilization: 60.64% (20284/(52600-13721))
(Non-fixed + Fixed)
Std cell utilization: 68.87% (28236/(52600-20141))
(Non-fixed only)
Chip area: 52700 sites, bbox (2.00 2.00 558.88 678.00) um
Std cell area: 29049 sites, (non-fixed:282361 fixed:30488)
3053 cells, (non-fixed:298739 fixed:1914)
Macro cell area: 16720 sites
11 cells
Placement blockages: 163721 sites, (excluding fixed std cells)
20341 sites, (include fixed std cells & chimney area)
0 sites, (complete p/g net blockages)
Routing blockages: 0 sites, (partial p/g net blockages)
0 sites, (routing blockages and signal pre-route)
Lib cell count: 1479
 

Chimney sites are sites that are smaller than the smallest standard cell in the design.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top