Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Simulating Verilog Functional code in Virtuoso ADE

Status
Not open for further replies.
W

Wheatley

Junior Member level 2
Joined
Mar 21, 2017
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
150
Hi,

Is it possible to simulate Verilog Functional code (not compiled) in Virtuoso ADE?

Thanks in advanced!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top