Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Configuring JESD parameters in Xilinx JESD204

Status
Not open for further replies.

samg

Newbie level 4
Joined
Oct 16, 2017
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
57
I am trying to figure out how to use and configure the Xilinx JESD204B IP (v3.1 and v7.1).

I can only find the parameters - F, K, L, SCR and subclass mode in the register space for Rx.

How can I set the other JESD parameters? Or are they read from the ILA sequence and I am not expected to set them manually?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top