Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
A purely capacitive divider has no fixed DC DC offset, it is random.
Put a resistive load at the output.(This forces the average output voltage to 0V)...let the simulation run for at least 5 tau, then I expect an output swing of +/-0.9V.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
