Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Regarding NRZ data and clock in 28Gb/S

Status
Not open for further replies.

francx

Member level 1
Joined
Aug 10, 2004
Messages
37
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
223
Hi

need help, Did someone can share some docs or comments how to get the low jitter clock from data,
it means that data extracted from clock which way can be used or logic gate or some docs,
current I have a 20G~40G data, but I need a fully clock to retime widely range data, CDR have no such widely range .
so I need get a fully clock to retime the data and reduce the jitter. please comments if someone have a good experince, thanks

Regards
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top