smeschke
Newbie level 3
here is what I have but it keeps failing:
Any ideas?
Code Verilog - [expand] 1 2 3 4 5 6 7 8 9 module DFF(clock,D,Q,Qbar); input clock, D; output reg Q; always block output Qbar; assign Qbar = ~ Q; always @(posedge clock) Q = D; endmodule
Any ideas?
Last edited by a moderator: