Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Open source Transistor level simulator

Status
Not open for further replies.
A

ansari haris

Newbie level 1
Joined
Apr 1, 2014
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
8
Hi all,
is there any open source simulator available for measuring timing and power related parameters of quite large circuit like an ALU?
I want to do comparison of 2 different approaches of making ALU for area and power efficiency.
Thanks
 

ansari haris said:
Hi all,
is there any open source simulator available for measuring timing and power related parameters of quite large circuit like an ALU?
I want to do comparison of 2 different approaches of making ALU for area and power efficiency.
Thanks
Click to expand...

some spice variants are free. usually not suited for big designs
 

I do not know whether the current ngspice or the other
couple of simulators support veriloga, but a structural
veriloga which includes transition-charge and DC leakage
could simulate efficiently, from the same schematic or
top level netlist.

I'd expect that a good power estimate would have to
assume a particular code and data stream. That would
then be a whole lot of thrash for a real long time. You
want to get a good-enough-for-decision figure of merit,
not 10-bit accuracy at every stinkin' timestep.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top