Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What does it mean to pipeline a multiplexer, how is it done?

Status
Not open for further replies.

matrixofdynamism

Advanced Member level 2
Joined
Apr 17, 2011
Messages
593
Helped
24
Reputation
48
Reaction score
23
Trophy points
1,298
Activity points
7,681
For very large multiplexers in FPGAs, there will be a huge propagation delay that may create a critical path and cause timing violation.

Therefore, one possibility I assume is to use multicycle path for very large multiplexers in FPGA.
Another possibility according to https://www.doulos.com/knowhow/fpga/multiplexer/ is to pipeline the multiplexer.

What does it mean to pipeline the multiplexer since it is just a combinatorial block anyway? Merely registering the input and output will not be enough I assume.
 

you can pipeline pretty much anything - why would a multiplexor be any different?
Yes, its a combinatorial thing at a basic level, but what about 8 to 1 made out of 7 2-1 muxes with registers at all input/outputs?
 

think of it as a tree of smaller muxes. you pipeline halfway through the tree, very simple.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top