Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to generate a power on reset (POR) using digital logic only? (Not through port)

Status
Not open for further replies.

kaushikrvs

Member level 5
Joined
Jan 27, 2017
Messages
82
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
613
How to generate a power on reset (POR) using digital logic only ? (not through port)

How to generate a power on reset (POR) using digital logic only ? (not through port)
 

Re: How to generate a power on reset (POR) using digital logic only ? (not through po

I doubt this is practical as a true "logic only" (std
cell CMOS gates or CLBs) design unless you are given
some (dependable) resource besides the supply. You
might be able to make a "foot race" supply voltage
detector using skewed-strength inverters. But in my
work it's always been "analog-y" due to a need to
hold up over wide ranges of supply dV/dt, have a
hysteresis to prevent "chatter", have no weird
misbehaviors below trip level and so on.

If you are allowed to use resistors, capacitors
and loose FETs you have a lot more design latitude
(and probability of success).
 

Re: How to generate a power on reset (POR) using digital logic only ? (not through po

It is far better to employ one of the many dozens of solutions offered by major semiconductor manufacturers, here is a pair:

https://para.maximintegrated.com/en...to 450ms|300ms to 1s|85ms to 300ms|Adjustable

https://www.microchip.com/treelinktool/Treelink Products and End Equipment Presentation 09_28_2017105.HTM

These will offer additional features like a watchdog timer, brownout detection, accurate voltage thresholds, adjustable delays, and many more.
 

Re: How to generate a power on reset (POR) using digital logic only ? (not through po

No resources, I have to generate it using a couple of inputs with making out some combination out of them.
 

Re: How to generate a power on reset (POR) using digital logic only ? (not through po

this is ASIC section, surely you can't put a discrete component from Maxim in your design...

this is incredibly tough to do with digital gates. whatever solution that you come up with will rely on initial states of flipflops, which will be random. you can assume some probabilities and generate a "good enough" reset, but it is unlikely it will be infallible.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top