+ Post New Thread
Results 1 to 2 of 2
  1. #1
    Full Member level 3
    Points: 1,579, Level: 9

    Join Date
    Jul 2013
    Posts
    179
    Helped
    1 / 1
    Points
    1,579
    Level
    9

    What is the difference between Path, Net, and Node in FPGA design?

    Dear all,

    I am wondering the difference between "Path", "Net", and "Node" definitions in Xilinx FPGA applications. I am writing a scientific report and I have to clearly state them in my text.

    Kind replies and helps are in advance appreciated.


    Regards,

    •   Alt11th October 2017, 17:27

      advertising

        
       

  2. #2
    Super Moderator
    Points: 27,385, Level: 40
    ads-ee's Avatar
    Join Date
    Sep 2013
    Location
    USA
    Posts
    6,241
    Helped
    1524 / 1524
    Points
    27,385
    Level
    40

    Re: What is the difference between Path, Net, and Node in FPGA design?

    Look at UG912 - Vivado Design Suite Properties Reference Guide it has definitions for NODE and NET. I'm assuming the PATH property you may be referring to is the TIMING_PATH.



--[[ ]]--