Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is the difference between Path, Net, and Node in FPGA design?

Status
Not open for further replies.

msdarvishi

Full Member level 4
Joined
Jul 30, 2013
Messages
230
Helped
1
Reputation
2
Reaction score
1
Trophy points
18
Activity points
2,349
Dear all,

I am wondering the difference between "Path", "Net", and "Node" definitions in Xilinx FPGA applications. I am writing a scientific report and I have to clearly state them in my text.

Kind replies and helps are in advance appreciated.


Regards,
 

Look at UG912 - Vivado Design Suite Properties Reference Guide it has definitions for NODE and NET. I'm assuming the PATH property you may be referring to is the TIMING_PATH.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top